ABSTRACT This paper proposes a single-phase inverter to achieve high power factor, wide input voltage range, and ripple power decoupling without using large passive components. The proposed inverter is obtained by rearranging the positions of the switches and passive components in the exiting circuit. Given that, a wider dc input voltage range can be obtained since it is no longer bounded by half the grid peak voltage. In addition, the inherent low-frequency ripple power is buffered, rather than through increasing the capacitance, by swinging the decoupling capacitor voltage resulting in an improvement of the power density and system lifetime. Furthermore, with adopting a closed-loop control method, no dedicated power-buffering controller is required. This paper starts with introducing the derivation of the proposed inverter followed by the operation principles and circuit analysis. A comparison between the derived circuit and the original one is carried out to show the pros and cons. Finally, a 200-W prototype is constructed to demonstrate the effectiveness of the proposed topology.
I. INTRODUCTION
The single-phase power conversion technique is widely used in low-power applications, such as photovoltaic (PV) system [1] , fuel cells system [2] , light-emitting diode (LED) drivers [3] , and electric vehicle chargers [4] . It is wellknown that the twice ripple power inherently exists in the single-phase system. When it flows into the dc side, the low-frequency voltage/current ripple will be introduced. Consequently, a bulky capacitor or inductor must be employed to restrict the voltage/current ripple within an allowable range [1] , [5] . This is usually referred to the passive power decoupling method. However, the use of a large capacitor (where electrolytic capacitors are usually accompanied) or inductor degrades the power density and the system The associate editor coordinating the review of this manuscript and approving it for publication was Reinaldo Tonkoski. reliability is also reduced when electrolytic capacitors are employed [6] .
Many research efforts focus on the active power decoupling method [7] - [32] . It buffers the ripple power by swinging the decoupling capacitor voltage. Therefore, instead of using electrolytic capacitors, small-valued capacitors (e.g., film or ceramic capacitors) can be employed, which increases the lifetime and reliability of the system. For a frontend boost dc/dc circuit cascaded by a downstream H-bridge inverter, as an example of a two-stage converter, the ripple power can be buffered by swinging the dc bus voltage without adding any extra component [7] - [10] . In this case, the ripple power is buffered at the cost of increasing the dc bus voltage. The differential inverters, as one of the single-stage circuits, is consisted of two dc/dc circuits. This type of inverters can also achieve the power decoupling without adding any extra component [11] - [15] , where the ripple power is buffered by controlling the common voltages. For other single-stage circuits, however, additional decoupling circuits are usually needed [1] , [5] . They can be categorized as the parallel power buffer [16] - [18] and the series power one [19] , [20] . The parallel power buffer is usually in parallel with the dc capacitor in the voltage source converter. The ripple power flowing into the dc capacitor can be diverted into an added decoupling capacitor such that a constant dc bus voltage can be obtained. For this type of decoupling methodology, the decoupling circuit together with the dc capacitor can be treated as an active capacitor [21] , [22] or a virtual infinite capacitor [23] . The series power buffer is usually in series with the dc inductor in the current source converter. The decoupling circuit provides an equivalent series voltage to retain the voltage-second balance of the dc inductor such that a constant dc current is obtained. Similarly, this type of decoupling concept treats the decoupling circuit together with dc inductor as an active inductor.
Recently, other functions (e.g., leakage current suppression in PV system and power factor correction (PFC)) have been merged into the decoupling circuits [24] - [32] . This type of decoupling circuits makes the most of the active and passive components. In [24] and [25] , the decoupling capacitors play the roles of the high-frequency filter and provide a pass for the common voltage to eliminate the leakage current in a PV system. In [26] and [27] , the decoupling capacitor voltage also serves as the dc link to accomplish dc-ac inversion. In [28] , the output voltage step-up function is integrated with the decoupling circuit. Ohnuma and Itoh [29] investigated a decoupling circuit with PFC function based on the buck PFC rectifier. Using a similar derivation, a single-phase currentsource PV inverter with power decoupling capability was proposed in [30] . However, for both of them, the dc voltage has to be lower than half the grid peak voltage, which restricts the scope of applications. Also, an extra dc/dc circuit is needed when the dc voltage is relatively high. To address this issue, Li et al. [31] proposed a modified PFC rectifier by rotating the three-terminal cell in [29] to achieve a wider output voltage range. However, the polarity of the output voltage is inverted, and particular caution has to be paid to the start-up period to avoid negative spike voltage. In [29] - [31] , the control of decoupling and PFC are coupled. By adding an extra switch, Liu et al. [32] proposed a PFC rectifier, which releases the operation constraints and then makes the control easier to achieve.
This paper proposes a current source inverter with wide input voltage range and power decoupling capability. This paper is extended work of [29] - [31] . The proposed inverter possesses the same active and passive components as those in [30] , and it also operates at unity power factor. However, the dc input voltage is not bounded by half the grid peak voltage. Therefore, similar to [31] and [32] , the dc side voltage range is wide and no bulky electrolytic capacitor is employed. In addition, the low-frequency ripple power is automatically stored in the decoupling capacitor, and thus no dedicated power-buffering controller is needed. Moreover, the start-up issue in [31] does not exist in the proposed inverter. The remainder of the paper is organized as follows. Section II introduces the topology of the proposed converter. Section III presents the circuit analysis and the controller design. Section IV gives a comparison between the proposed inverter and the existing one. Experimental results are provided in Section V. Finally, Section VI concludes the paper.
II. PROPOSED CIRCUIT AND OPERATION STATES
A. CIRCUIT CONFIGURATION Fig. 1 outlines the inverter proposed in [30] and its equivalent circuit. v r is the rectified output voltage, and S r is an equivalent switch, which is used to indicate whether the dc inductor current i dc passes through the grid side. It can be found that whether S r is turned on or off, the whole circuit can be viewed as a boost circuit. According to the power balance, the grid voltage amplitude V has to be higher than dc source voltage V s [30] . In this circuit, the decoupling capacitor voltage v d should be larger than v r to prevent D 1 (S r ) from being turned on when i dc flows through S r (D 1 ). 
B. OPERATION STATES
In the proposed inverter, as previously mentioned, when S 0 (S r ) is turned on, the diode D 0 (D 1 ) is reverse biased. Therefore, as shown in Fig. 3 , it has four operation states. The specific switching patterns are summarized in Table 1 . In States 1 and 2, as shown in the Figs. 3(a) and (b) respectively, S r is always turned off. In this case, the grid side is idle, and the dc current i dc always flows through dc source. In State 2, the switch S 0 is turned off and the decoupling capacitor C d is charged to absorb the ripple power. In States 3 and 4, as shown in the Figs. 3(c) and (d) respectively, S r is always turned on. The dc source is then idle, and the dc current i dc always flows through the grid side. In State 3, switch S 0 is turned on and the decoupling capacitor C d is discharged to release the ripple power. It can be found that S r is used to control the energy transfer through determining that i dc flows through the dc source or the grid. On the other hand, S 0 is used to control whether i dc passes through the decoupling capacitor C d to accomplish power decoupling. Note that only State 2 (charging C d and discharging L dc ) or State 3 (discharging C d and charging L dc ) is carried out during each switching period to reduce switching power losses.
III. CIRCUIT ANALYSIS AND CONTROL STRATEGY A. CIRCUIT ANALYSIS
Assuming that i dc is continuous and d i is the duty ratio of state i. Therefore, the dc source current i s and the output current i i can be expressed as
The duty ratios satisfy
According to (1)- (3), the steady-state value of i dc is expressed as follows,
Accordingly, i dc is determined by dc source current and the grid current. Ignoring the effects of the LC filter at the grid side, v r and i i can be expressed as
where V and ω, respectively, are the amplitude and the angular frequency of the grid voltage, and I is peak grid current. Considering that the power losses are ignored, we have
where P ave is the average power of the system and P d is the power buffered by the decoupling capacitor C d . It is noted that, if P d > 0, the decoupling capacitor is charged, and it is discharged if P d ≤ 0. In (7), the average power and ripple power can be, respectively, expressed as
According to (1) and (8), the voltage transfer ratio can be obtained as follows
Compared to the one given in [30] , i.e., I/(2i dc ), the voltage transfer ratio of the proposed inverter has an extra boosting term 1/(d 12 ). Therefore, a much wider voltage conversion is achieved.
According to the voltage-second balance of dc inductor L dc , the following equation is obtained.
Combining (1), (2), and (10) yields
According to previous analysis, States 2 and 3 are not carried out at the same time during each switching cycle. Therefore, d 2 or d 3 is zero at any time. According to (1)-(3) and (11), the duty ratio d i can be obtained,
Supposing that the ripple power is buffered fully by the decoupling capacitor C d , the decoupling capacitor voltage and current are
wherev d is the dc component that is controllable. Finally, as shown in Fig. 4 , the switching averaged circuit of the proposed inverter is obtained. It can be seen that an average voltage d 23 v d provided by the decoupling circuit can be used to regulate the dc inductor current. A dual closed-loop control method is adopted to achieve PFC and decoupling capacitor voltage control. The control principle is well-documented in [20] , [28] , and [31] - [34] , and thus only a brief introduction of the adopted control method is given. Its control principle is that the given dc component of the decoupling capacitor voltagev d can be maintained by modifying the magnitude of current reference I * . As shown in Fig. 5 , the dc component of the actual decoupling capacitor voltage is obtained by a moving average filter (MAF). To achieve zero steady-state error, a simple PI controller is used. The angular frequency of the grid voltage is obtained by a phase lock loop. Then output current reference i * i is obtained.
After obtaining i * s and i * i , the dc current reference i * dc can be calculated by modifying the variable d 23 . The forwardfeed term -P d /(v d i dc ) is used to improve the system dynamic response and can be obtained according to Fig. 5 . The dc inductor current is an indirect indicator of the decoupling performance. Once there exists the residual ripple power, it will be imposed on the dc inductor and cause current distorted. Therefore, we adopt a closed-loop control strategy for power decoupling. In contrast, in [30] , the power decoupling is achieved by controlling the decoupling capacitor voltage to track its reference. It is an open loop control strategy, and the decoupling performance depends on the accuracy of the reference. Table II gives a comparison between the inverters proposed in [30] and the one in this paper. The values in the brackets are obtained by using parameters in this paper and the dc VOLUME 7, 2019 voltage is 70 V. It also provides a basis for the selection of the appropriate semiconductor devices. As seen, in both inverters, the same active and passive components are utilized. However, the circuit structures vary significantly, which leads to different circuit characteristics. The main differences are listed as follows:
IV. COMPARISON
(i) Because the amplitude of the grid current I must be less than dc inductor current i dc , the circuit proposed in [30] has a limited voltage conversion ratio. This limitation does not exist in the proposed one in this paper. Therefore, the proposed inverter is expected to have broader applications, which is deemed to be the chief merit compared to that in [30] . For examples, in PV applications, the proposed inverter can track maximum power point (MPP) over entire PV characteristics irrespective of the atmospheric conditions. While, the inverter in [30] can only track MPP in a region where the PV voltage is less than half the grid voltage. From this perspective, the proposed inverter can be a candidate for PV applications.
(ii) The formulations of the decoupling capacitor voltage v d are the same. However, in this paper, the minimum value of v d is lower-bounded by (V s + v r ) compared to that of v r in [30] . Therefore, the voltage stress of the decoupling capacitor in this paper is more significant. However, as shown in Fig. 6 , such difference is only tens of volts and is reduced with the increase of the system power. (iii) The dc inductor current i dc in [30] is constant and equal to i s . While, in this paper, the dc inductor current is timevariant and equal to (i s + |i g |). It tends to increase the current stress of the dc inductor and switches, which potentially leads to higher power losses. This is the main compromise of the proposed inverter compared to that in [30] .
V. EXPERIMENTAL RESULTS
A 200-W prototype is built to validate the previous theoretical analysis. The photo of the prototype is shown in Fig. 7 . The control algorithm of the converter is realized by a universal control board which consists of a digital signal processor (DSP) TMS320F28335 [35] and a field programmable gate array (FPGA) EP2C8T144C8N [36] . DSP is used to accomplish the control process and outputs duty ratios to FPGA. FPGA is used to achieve the modulation and outputs switching driving signals. In this paper, a dc power supply is directly connected at the input for simplicity for that the primary purpose is to verify the operation principles. The circuit is designed for 110 V rms ac-output, 100 V dc-input, and runs at f s = 20 kHz. The semiconductors used are FCH072N60F MOSFETs [37] and DSEI60-12A [38] diodes. As the constraints of the decoupling capacitor in [31] are identical to those in this paper, the same selection principle of C d is adopted with C d selected to be 20 µF. In practice, ceramic capacitors may be better choice for power decoupling [39] . Other specifications are given as follows. L dc and L g are 5 mH and 1 mH, respectively. The value of C a is 10 µF. To account for the proper margin, the dc component of v d is set to be 310 V. It is noted that the dc source current i s is discontinuous and a low-pass filter is used to obtain its average value. Fig. 8 shows the steady-state experimental results. As can be observed, the dc source voltage is 100 V, which is higher than half the peak grid voltage (78 V). The input current i g is sinusoidal and in phase with the input voltage v g . The PF is 0.99 and the total harmonic distortion is 4.3%. The grid current harmonics are in compliance with the requirement of IEC 61000-3-2 [40] . As seen, the dc source current i s is flat with only minimal fluctuations because the ripple power is diverted to the decoupling capacitor C d . Therefore, there exists a large fluctuation in the decoupling capacitor voltage v d . The waveform of the inductor current i dc is a sum of the dc source current i s and the rectified grid current |i g | with 2 A minimum, which matches well with the theoretical analysis. Fig. 9 shows the experimental results when a 30 V and 70 V dc source voltage (less than half the peak grid voltage 78 V) is connected. As seen, the minimum of the dc inductor current is raised to 2.86 A (in Fig. 9(a) ) and 6.67 A (in Fig. 9(b) ). The decoupling capacitor voltage has the same fluctuation range (100 V) as that in Fig. 8(b) due to the same load power. Fig. 10 shows the grid voltage, inductor current i dc , and the gate-emitter voltages of the switches S 0 and S 2 . As indicated by the switching patterns in Table I , the switch S 0 is always driven by a pulse width modulation (PWM) signal, and S 2 only works under positive half line cycle. Figs. 10(b) and (c) give the Zoom-in waveforms. In Fig. 10(b) , the power absorbed by the grid is smaller than that provided by the dc VOLUME 7, 2019 source such that the decoupling capacitor is charged. Therefore, switching State 3 is prevented such that the switching time and power losses are reduced. Within each switching cycle, the inductor is charged once and discharged twice. In Fig. 10(c) , the power absorbed by the grid is observed to be larger than that provided by the dc source such that the decoupling capacitor is discharged. In this case, switching State 2 is not used, and the inductor is charged twice and discharged once within each switching cycle. Fig. 11 shows the dynamic response of the system. In Fig. 11(a) , the load is subjected to the step-up change from100 W to 200 W. As seen, the transient process is smooth and no obvious distortion is observed in the grid current. The fluctuation range of v d increases accordingly due to the increased ripple power. Fig. 11(b) shows the opposite transient process. Fig. 12 shows the variations of the efficiency and the grid current power factor (PF) as a function of the output power. Both efficiency and PF increase with increasing output power. The peak efficiency is 93.3% and the PF is 0.99 at the rated power. The PF is comparable to that in [30] . However, the efficiency is lower due to larger dc inductor current and decoupling capacitor voltage as mentioned before.
VI. CONCLUSION
This paper proposes a single-phase inverter by reconstructing an existing one. The obtained inverter inherits the advantages of the existing one, such as the single-stage power conversion, high power factor (0.99 at rated load power), and no electrolytic capacitors (E-cap-less structure) involved. In addition, the proposed inverter breaks the bottleneck of the limited input voltage range. With the adopted control method, a dedicated power-buffering controller is not needed, which simplifies the controller design. A laboratory prototype is built to verify the effectiveness of the theoretical analysis. The results indicate that the proposed inverter can potentially be applicable to volume-critical and lifetime-critical applications, especially when a wide input voltage range is required. His research interests include matrix converter, micro-grid, and wind energy conversion systems. VOLUME 7, 2019 
